OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 fixed port map error in async fifo 1r1w unneback 4883d 14h /
22 added binary counters unneback 4883d 20h /
21 reg -> wire in and or mux in logic unneback 4884d 16h /
20 naming convention vl_ unneback 4886d 02h /
19 naming convention vl_ unneback 4886d 02h /
18 naming convention vl_ unneback 4886d 03h /
17 unneback 4949d 16h /
16 converting utility for ROM unneback 4950d 03h /
15 added delay line unneback 4956d 00h /
14 reg -> wire for various signals unneback 4956d 05h /
13 cosmetic update unneback 4956d 07h /
12 added wishbone comliant modules unneback 4957d 03h /
11 async fifo simplex unneback 4957d 17h /
10 added dff_ce_clear unneback 4959d 16h /
9 added dff_ce_clear unneback 4959d 16h /
8 added dff_ce_clear unneback 4959d 16h /
7 mem update unneback 4959d 17h /
6 added library files unneback 4972d 18h /
5 memories added unneback 4972d 18h /
4 added counters unneback 4976d 22h /
3 various updates
counter added
unneback 4979d 17h /
2 initial check-in unneback 4980d 18h /
1 The project and the structure was created root 4985d 22h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.