OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 added vl_dff_ce_set unneback 4892d 09h /
23 fixed port map error in async fifo 1r1w unneback 4892d 23h /
22 added binary counters unneback 4893d 04h /
21 reg -> wire in and or mux in logic unneback 4894d 01h /
20 naming convention vl_ unneback 4895d 11h /
19 naming convention vl_ unneback 4895d 11h /
18 naming convention vl_ unneback 4895d 12h /
17 unneback 4959d 01h /
16 converting utility for ROM unneback 4959d 12h /
15 added delay line unneback 4965d 09h /
14 reg -> wire for various signals unneback 4965d 14h /
13 cosmetic update unneback 4965d 16h /
12 added wishbone comliant modules unneback 4966d 12h /
11 async fifo simplex unneback 4967d 02h /
10 added dff_ce_clear unneback 4969d 01h /
9 added dff_ce_clear unneback 4969d 01h /
8 added dff_ce_clear unneback 4969d 01h /
7 mem update unneback 4969d 02h /
6 added library files unneback 4982d 03h /
5 memories added unneback 4982d 03h /
4 added counters unneback 4986d 07h /
3 various updates
counter added
unneback 4989d 02h /
2 initial check-in unneback 4990d 03h /
1 The project and the structure was created root 4995d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.