OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 updated timing in io models unneback 4825d 03h /
44 added target independet IO functionns unneback 4828d 03h /
43 added logic for parity generation and check unneback 4832d 06h /
42 updated mux_andor unneback 4836d 06h /
41 typo in registers.v unneback 4836d 08h /
40 new build environment with custom.v added as a result file unneback 4836d 08h /
39 added simple port prio based wb arbiter unneback 4837d 05h /
38 updated andor mux unneback 4837d 05h /
37 corrected polynom with length 20 unneback 4843d 02h /
36 added generic andor_mux unneback 4844d 10h /
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4844d 21h /
34 added vl_mux2_andor and vl_mux3_andor unneback 4844d 21h /
33 updated wb3wb3_bridge unneback 4857d 23h /
32 added vl_pll for ALTERA (cycloneIII) unneback 4865d 09h /
31 sync FIFO updated unneback 4885d 05h /
30 updated counter for level1 and level2 function unneback 4885d 05h /
29 updated counter for level1 and level2 function unneback 4885d 05h /
28 added sync simplex FIFO unneback 4886d 06h /
27 added sync simplex FIFO unneback 4886d 06h /
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4886d 08h /
25 added sync FIFO unneback 4886d 21h /
24 added vl_dff_ce_set unneback 4888d 05h /
23 fixed port map error in async fifo 1r1w unneback 4888d 20h /
22 added binary counters unneback 4889d 01h /
21 reg -> wire in and or mux in logic unneback 4889d 21h /
20 naming convention vl_ unneback 4891d 08h /
19 naming convention vl_ unneback 4891d 08h /
18 naming convention vl_ unneback 4891d 08h /
17 unneback 4954d 21h /
16 converting utility for ROM unneback 4955d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.