OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 69

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 no arbiter in wb_b3_ram_be unneback 4652d 13h /
68 ram_be updated to optional mem_size unneback 4652d 13h /
67 support up to 8 wbm on arbiter unneback 4653d 13h /
66 RAM_BE ack_o vector unneback 4691d 12h /
65 RAM_BE system verilog version unneback 4691d 13h /
64 SPR reset value unneback 4691d 13h /
63 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4691d 13h /
62 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4691d 13h /
61 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4691d 13h /
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4693d 09h /
59 added WB RAM B3 with byte enable unneback 4694d 09h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4710d 16h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4710d 16h /
56 WB B4 RAM we fix unneback 4723d 08h /
55 added WB_B4RAM with byte enable unneback 4725d 15h /
54 added WB_B4RAM with byte enable unneback 4725d 15h /
53 added WB_B4RAM with byte enable unneback 4725d 15h /
52 added WB_B4RAM with byte enable unneback 4725d 15h /
51 added WB_B4RAM with byte enable unneback 4725d 15h /
50 added WB_B4RAM with byte enable unneback 4725d 16h /
49 added WB_B4RAM with byte enable unneback 4725d 16h /
48 wb updated unneback 4732d 10h /
47 added help program for LFSR counters unneback 4827d 13h /
46 updated parity unneback 4828d 14h /
45 updated timing in io models unneback 4830d 08h /
44 added target independet IO functionns unneback 4833d 08h /
43 added logic for parity generation and check unneback 4837d 11h /
42 updated mux_andor unneback 4841d 11h /
41 typo in registers.v unneback 4841d 13h /
40 new build environment with custom.v added as a result file unneback 4841d 13h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.