OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 74

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
74 added abckend file for async set reset dff unneback 4648d 12h /
73 no arbiter in wb_b3_ram_be unneback 4648d 15h /
72 no arbiter in wb_b3_ram_be unneback 4648d 15h /
71 no arbiter in wb_b3_ram_be unneback 4648d 15h /
70 no arbiter in wb_b3_ram_be unneback 4648d 15h /
69 no arbiter in wb_b3_ram_be unneback 4648d 15h /
68 ram_be updated to optional mem_size unneback 4648d 15h /
67 support up to 8 wbm on arbiter unneback 4649d 15h /
66 RAM_BE ack_o vector unneback 4687d 14h /
65 RAM_BE system verilog version unneback 4687d 15h /
64 SPR reset value unneback 4687d 15h /
63 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4687d 15h /
62 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4687d 15h /
61 WB_B3_RAM_BE updates, bte port map + define dependency unneback 4687d 16h /
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4689d 11h /
59 added WB RAM B3 with byte enable unneback 4690d 11h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4706d 18h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4706d 18h /
56 WB B4 RAM we fix unneback 4719d 10h /
55 added WB_B4RAM with byte enable unneback 4721d 17h /
54 added WB_B4RAM with byte enable unneback 4721d 17h /
53 added WB_B4RAM with byte enable unneback 4721d 17h /
52 added WB_B4RAM with byte enable unneback 4721d 17h /
51 added WB_B4RAM with byte enable unneback 4721d 17h /
50 added WB_B4RAM with byte enable unneback 4721d 18h /
49 added WB_B4RAM with byte enable unneback 4721d 18h /
48 wb updated unneback 4728d 12h /
47 added help program for LFSR counters unneback 4823d 15h /
46 updated parity unneback 4824d 16h /
45 updated timing in io models unneback 4826d 10h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.