OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Added wb_b3_check
Removed ud_cnt, ro_cnt
rherveille 7732d 21h /
46 Added WISHBONE revB.3 sanity checks rherveille 7732d 21h /
45 Changed timing generator; made it smaller and easier. rherveille 7733d 01h /
44 Changed timing section in VGA core, changed testbench accordingly.
Fixed bug in 'timing check' test.
rherveille 7733d 02h /
43 Added WISHBONE revB.3 Registered Feedback Cycles support rherveille 7733d 16h /
42 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8066d 03h /
41 specs version 1.1 rherveille 8066d 03h /
40 no message rherveille 8066d 03h /
39 Changed video timing generator.
Changed wishbone master vertical gate count code.
Fixed a potential bug in the wishbone slave (cursor color register readout).
rherveille 8066d 04h /
38 Changed testbench to reflect modified VGA timing generator. rherveille 8066d 04h /
37 Fixed a potential reset bug in the hint & vint generation. rherveille 8081d 08h /
36 Fixed two small bugs that only showed up when the hardware cursors were disabled rherveille 8089d 09h /
35 no message rherveille 8089d 12h /
34 Added hardware cursor support to wishbone master.
Added provision to turn-off 3D cursors.
Fixed some minor bugs.
rherveille 8112d 22h /
33 Added 64x64pixels 4bpp hardware cursor support. rherveille 8113d 03h /
32 Fixed dat_o incomplete sensitivity list. rherveille 8120d 08h /
31 Some minor bug-fixes.
Changed vga_ssel into vga_curproc (cursor processor).
rherveille 8129d 03h /
30 Fixed some bugs discovered by modified testbench
Removed / Changed some strange logic constructions
Started work on hardware cursor support (not finished yet)
Changed top-level name to vga_enh_top.v
rherveille 8138d 08h /
29 Added wb_ack delay section to testbench rherveille 8138d 08h /
28 Changed counter-library.
Changed vga-core.
Added 32bpp mode.
rherveille 8148d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.