OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 all WB outputs are registered, but just when we dont use cursors markom 7545d 01h /
59 Removed ctrl register's clut and vide bank switch from the register test. As they get reset automatically. This may result to erroneous errors. rherveille 7577d 07h /
58 Enabled Fifo Underrun test rherveille 7577d 07h /
57 1) Rewrote vga_fifo_dc. It now uses gray codes and a more elaborate anti-metastability scheme.
2) Changed top level and pixel generator to reflect changes in the fifo.
3) Changed a bug in vga_fifo.
4) Changed pixel generator and wishbone master to reflect changes.		 rherveille 7598d 03h /
56 Removed 'or negedge arst' from sluint/luint sensitivity list rherveille 7626d 23h /
55 Initial release. rherveille 7684d 00h /
54 Added DVI tests rherveille 7684d 00h /
53 Fixed some Wishbone RevB.3 related bugs.
Changed layout of the core. Blocks are located more logically now.
Started work on a dual clocked/double edge 12bit output. Commonly used by external devices like DVI transmitters.		 rherveille 7684d 05h /
52 Numerous updates and added checks rherveille 7684d 05h /
51 Forgot to change document revision number rherveille 7731d 23h /
50 Forgot to change document revision rherveille 7732d 00h /
49 Added WISHBONE revB.3 signals rherveille 7732d 00h /
48 WISHBONE revB.3 signals added rherveille 7732d 01h /
47 Added wb_b3_check
Removed ud_cnt, ro_cnt		 rherveille 7732d 21h /
46 Added WISHBONE revB.3 sanity checks rherveille 7732d 21h /
45 Changed timing generator; made it smaller and easier. rherveille 7733d 02h /
44 Changed timing section in VGA core, changed testbench accordingly.
Fixed bug in 'timing check' test.		 rherveille 7733d 02h /
43 Added WISHBONE revB.3 Registered Feedback Cycles support rherveille 7733d 17h /
42 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8066d 03h /
41 specs version 1.1 rherveille 8066d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.