OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] [vga_lcd/] [tags/] [rel_1/] - Rev 62

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 New directory structure. root 5532d 12h /vga_lcd/tags/rel_1/
42 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8048d 11h /tags/rel_1/
41 specs version 1.1 rherveille 8048d 11h /trunk/
40 no message rherveille 8048d 11h /trunk/
39 Changed video timing generator.
Changed wishbone master vertical gate count code.
Fixed a potential bug in the wishbone slave (cursor color register readout).		 rherveille 8048d 13h /trunk/
38 Changed testbench to reflect modified VGA timing generator. rherveille 8048d 13h /trunk/
37 Fixed a potential reset bug in the hint & vint generation. rherveille 8063d 16h /trunk/
36 Fixed two small bugs that only showed up when the hardware cursors were disabled rherveille 8071d 18h /trunk/
35 no message rherveille 8071d 21h /trunk/
34 Added hardware cursor support to wishbone master.
Added provision to turn-off 3D cursors.
Fixed some minor bugs.		 rherveille 8095d 07h /trunk/
33 Added 64x64pixels 4bpp hardware cursor support. rherveille 8095d 12h /trunk/
32 Fixed dat_o incomplete sensitivity list. rherveille 8102d 16h /trunk/
31 Some minor bug-fixes.
Changed vga_ssel into vga_curproc (cursor processor).		 rherveille 8111d 12h /trunk/
30 Fixed some bugs discovered by modified testbench
Removed / Changed some strange logic constructions
Started work on hardware cursor support (not finished yet)
Changed top-level name to vga_enh_top.v		 rherveille 8120d 17h /trunk/
29 Added wb_ack delay section to testbench rherveille 8120d 17h /trunk/
28 Changed counter-library.
Changed vga-core.
Added 32bpp mode.		 rherveille 8130d 19h /trunk/
27 Added 32bpp
Fixed some typos
Added bandwidth section		 rherveille 8130d 19h /trunk/
26 Added 32bpp tests rherveille 8130d 19h /trunk/
25 C-include file.
Initial release		 rherveille 8197d 13h /trunk/
24 Updated testbench for VGA/LCD Core version 2.0 rherveille 8204d 16h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.