OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] [vga_lcd/] [tags/] [rel_19/] - Rev 62

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 New directory structure. root 5532d 03h /vga_lcd/tags/rel_19/
61 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7527d 01h /tags/rel_19/
60 all WB outputs are registered, but just when we dont use cursors markom 7527d 01h /trunk/
59 Removed ctrl register's clut and vide bank switch from the register test. As they get reset automatically. This may result to erroneous errors. rherveille 7559d 06h /trunk/
58 Enabled Fifo Underrun test rherveille 7559d 06h /trunk/
57 1) Rewrote vga_fifo_dc. It now uses gray codes and a more elaborate anti-metastability scheme.
2) Changed top level and pixel generator to reflect changes in the fifo.
3) Changed a bug in vga_fifo.
4) Changed pixel generator and wishbone master to reflect changes.		 rherveille 7580d 02h /trunk/
56 Removed 'or negedge arst' from sluint/luint sensitivity list rherveille 7608d 23h /trunk/
55 Initial release. rherveille 7665d 23h /trunk/
54 Added DVI tests rherveille 7665d 23h /trunk/
53 Fixed some Wishbone RevB.3 related bugs.
Changed layout of the core. Blocks are located more logically now.
Started work on a dual clocked/double edge 12bit output. Commonly used by external devices like DVI transmitters.		 rherveille 7666d 04h /trunk/
52 Numerous updates and added checks rherveille 7666d 04h /trunk/
51 Forgot to change document revision number rherveille 7713d 23h /trunk/
50 Forgot to change document revision rherveille 7713d 23h /trunk/
49 Added WISHBONE revB.3 signals rherveille 7714d 00h /trunk/
48 WISHBONE revB.3 signals added rherveille 7714d 00h /trunk/
47 Added wb_b3_check
Removed ud_cnt, ro_cnt		 rherveille 7714d 20h /trunk/
46 Added WISHBONE revB.3 sanity checks rherveille 7714d 20h /trunk/
45 Changed timing generator; made it smaller and easier. rherveille 7715d 01h /trunk/
44 Changed timing section in VGA core, changed testbench accordingly.
Fixed bug in 'timing check' test.		 rherveille 7715d 01h /trunk/
43 Added WISHBONE revB.3 Registered Feedback Cycles support rherveille 7715d 16h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.