OpenCores
URL https://opencores.org/ocsvn/vga_lcd/vga_lcd/trunk

Subversion Repositories vga_lcd

[/] - Rev 64

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 Added old uploaded documents to new repository. root 5527d 01h /
63 Added old uploaded documents to new repository. root 5527d 06h /
62 New directory structure. root 5527d 06h /
61 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7522d 03h /
60 all WB outputs are registered, but just when we dont use cursors markom 7522d 03h /
59 Removed ctrl register's clut and vide bank switch from the register test. As they get reset automatically. This may result to erroneous errors. rherveille 7554d 09h /
58 Enabled Fifo Underrun test rherveille 7554d 09h /
57 1) Rewrote vga_fifo_dc. It now uses gray codes and a more elaborate anti-metastability scheme.
2) Changed top level and pixel generator to reflect changes in the fifo.
3) Changed a bug in vga_fifo.
4) Changed pixel generator and wishbone master to reflect changes.		 rherveille 7575d 05h /
56 Removed 'or negedge arst' from sluint/luint sensitivity list rherveille 7604d 01h /
55 Initial release. rherveille 7661d 02h /
54 Added DVI tests rherveille 7661d 02h /
53 Fixed some Wishbone RevB.3 related bugs.
Changed layout of the core. Blocks are located more logically now.
Started work on a dual clocked/double edge 12bit output. Commonly used by external devices like DVI transmitters.		 rherveille 7661d 07h /
52 Numerous updates and added checks rherveille 7661d 07h /
51 Forgot to change document revision number rherveille 7709d 01h /
50 Forgot to change document revision rherveille 7709d 01h /
49 Added WISHBONE revB.3 signals rherveille 7709d 02h /
48 WISHBONE revB.3 signals added rherveille 7709d 02h /
47 Added wb_b3_check
Removed ud_cnt, ro_cnt		 rherveille 7709d 23h /
46 Added WISHBONE revB.3 sanity checks rherveille 7709d 23h /
45 Changed timing generator; made it smaller and easier. rherveille 7710d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.