OpenCores
URL https://opencores.org/ocsvn/vhdl_wb_tb/vhdl_wb_tb/trunk

Subversion Repositories vhdl_wb_tb

[/] [vhdl_wb_tb/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 changed default value for wb address to avoid warnings with to_integer in address decoders sinx 2112d 08h /vhdl_wb_tb/
24 changed AssertionFormat from "** [%I] %T %S %R\n" to "** %T %S %R\n" (remove instance) to shorten output in transscript window sinx 2114d 09h /vhdl_wb_tb/
23 added message output for wb_read(int,slv) sinx 2114d 09h /vhdl_wb_tb/
22 added wb_slave_out_idle_c, wb_master_in_idle_c and wb_slave_in_idle_c sinx 2114d 09h /vhdl_wb_tb/
21 added ranges to integer parameter to prevent overflows of variables in functions sinx 2114d 09h /vhdl_wb_tb/
20 fixed some locations where wishbone_address_width_c was used but wishbone_data_width_c is correct
added some comments to function declaration for better understanding
sinx 2114d 10h /vhdl_wb_tb/
19 added some more example wb_reads and comments sinx 2114d 10h /vhdl_wb_tb/
18 added handling for wb_bfm_in_s.tgd .err and .rty sinx 2114d 10h /vhdl_wb_tb/
17 added ranges to to_string functions to avoid div_by_zero errors for faulty values sinx 2123d 22h /vhdl_wb_tb/
16 wlf file not needed in archive sinx 2124d 01h /vhdl_wb_tb/
15 minor beautifying sinx 2124d 04h /vhdl_wb_tb/
14 added keyword expansion to vhdl files sinx 2124d 05h /vhdl_wb_tb/
13 testing keyword expansion sinx 2124d 05h /vhdl_wb_tb/
12 modified auto-props sinx 2124d 05h /vhdl_wb_tb/
11 modified auto-props sinx 2124d 05h /vhdl_wb_tb/
10 modified auot-props sinx 2124d 05h /vhdl_wb_tb/
9 removed external sinx 2124d 06h /vhdl_wb_tb/
8 added keyword expansion for all files sinx 2124d 07h /vhdl_wb_tb/
7 added external to project spi_master_slave for SPI master stimulator sinx 2124d 07h /vhdl_wb_tb/
6 changed path of files sinx 2125d 06h /vhdl_wb_tb/
5 added documentation
some minor cleanups
sinx 2125d 06h /vhdl_wb_tb/
4 minor refacturation
updated file header descriptions
sinx 2125d 10h /vhdl_wb_tb/
3 deleted sinx 2125d 11h /vhdl_wb_tb/
2 inital version sinx 2126d 03h /vhdl_wb_tb/
1 The project and the structure was created root 2128d 22h /vhdl_wb_tb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.