OpenCores
URL https://opencores.org/ocsvn/wb_lpc/wb_lpc/trunk

Subversion Repositories wb_lpc

[/] [wb_lpc/] [trunk/] [sim/] - Rev 20

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 New directory structure. root 4282d 18h /wb_lpc/trunk/sim/
17 Fix bugs:
25-Jul-2008 LPC firmware writes must not insert wait-states.
22-Jul-2008 LPC DMA does not report READY+MORE for multi-byte transfers

Add feature:
23-Jul-2008 propagate Wishbone errors across LPC interface

Improve Testbench:
Ability to test multiple wait-states on LPC Peripheral Wishbone Master interface.
Check wbs_err_o from LPC Host.

Rebuild examples with the fixes above.
hharte 4509d 10h /trunk/sim/
14 Update for Xilinx ISE 10.1 hharte 4514d 01h /trunk/sim/
13 Add testbench for serirq. hharte 4647d 00h /trunk/sim/
6 Clean up whitespace. hharte 4652d 23h /trunk/sim/
4 Adding .cvsignore files to ignore .svn directories. hharte 4655d 02h /trunk/sim/
3 Initial checkin of source files hharte 4655d 08h /trunk/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.