OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [verilog/] [linetest.v] - Rev 10

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 Adjusted for the new hardware flow control capability. dgisselq 2646d 15h /wbuart32/trunk/bench/verilog/linetest.v
5 Created independent peripheral, several toplevel tests, and updated documentation to match. dgisselq 2691d 07h /wbuart32/trunk/bench/verilog/linetest.v
2 A first version to be checked in. The rxuart.v and txuart.v files have been
well tested elsewhere, although the test setup here has not been as well tested.
Still, type 'make test' in the base directory and you will get an assurance
that the entire thing works--if you would like.
dgisselq 2824d 16h /wbuart32/trunk/bench/verilog/linetest.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.