OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [rtl] - Rev 26

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Formally verified the TXUART core (plus others) dgisselq 1872d 21h /wbuart32/trunk/rtl
24 Fixed the broken TX interrupt flagg dgisselq 2074d 06h /wbuart32/trunk/rtl
23 Brought SVN repo up to date with github repo dgisselq 2074d 06h /wbuart32/trunk/rtl
21 Updates based upon Formal methods dgisselq 2166d 05h /wbuart32/trunk/rtl
18 Lots of updates. See the git log for details dgisselq 2361d 00h /wbuart32/trunk/rtl
17 Biggest change: default_nettype

Also fixed potential ufifo overload condition, and wbuart not calling
txuartlite when so instructed.
dgisselq 2569d 03h /wbuart32/trunk/rtl
15 Added a set of lite-UARTs that only handle 8N1 to the repository. dgisselq 2593d 07h /wbuart32/trunk/rtl
14 This version works on hardware. dgisselq 2628d 09h /wbuart32/trunk/rtl
9 Added a hardware flow control capability. dgisselq 2629d 06h /wbuart32/trunk/rtl
7 Moved the definition of state to before its first usage. dgisselq 2660d 09h /wbuart32/trunk/rtl
6 Lots of changes--see the git log for the full details. dgisselq 2663d 11h /wbuart32/trunk/rtl
5 Created independent peripheral, several toplevel tests, and updated documentation to match. dgisselq 2673d 22h /wbuart32/trunk/rtl
2 A first version to be checked in. The rxuart.v and txuart.v files have been
well tested elsewhere, although the test setup here has not been as well tested.
Still, type 'make test' in the base directory and you will get an assurance
that the entire thing works--if you would like.
dgisselq 2807d 07h /wbuart32/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.