OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] - Rev 26

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Formally verified the TXUART core (plus others) dgisselq 1872d 15h /
25 dgisselq 2074d 00h /
24 Fixed the broken TX interrupt flagg dgisselq 2074d 00h /
23 Brought SVN repo up to date with github repo dgisselq 2074d 00h /
22 Added formal methods via SymbiYosys dgisselq 2165d 22h /
21 Updates based upon Formal methods dgisselq 2165d 23h /
20 Added yosys-smtbmc config files for formal proofs dgisselq 2360d 18h /
19 Added a directory for formal info dgisselq 2360d 18h /
18 Lots of updates. See the git log for details dgisselq 2360d 18h /
17 Biggest change: default_nettype

Also fixed potential ufifo overload condition, and wbuart not calling
txuartlite when so instructed.
dgisselq 2568d 20h /
16 Updated the property list for cpp directory. dgisselq 2593d 01h /
15 Added a set of lite-UARTs that only handle 8N1 to the repository. dgisselq 2593d 01h /
14 This version works on hardware. dgisselq 2628d 03h /
13 Adjusted documentation of OPT_STANDALONE, and updated internal README files. dgisselq 2628d 23h /
12 Added hardware flow control information to the specification. dgisselq 2629d 00h /
11 Modified mkspeech to create both hex and include files, to tailor for the broken ISE program. dgisselq 2629d 00h /
10 Adjusted for the new hardware flow control capability. dgisselq 2629d 00h /
9 Added a hardware flow control capability. dgisselq 2629d 00h /
8 Updated the documents to reference the new testbenches. dgisselq 2660d 03h /
7 Moved the definition of state to before its first usage. dgisselq 2660d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.