OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 191

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 Updated toolchain, more information on the example debugger. dgisselq 2778d 11h /
190 Added the copyright statement back in. dgisselq 2780d 03h /
189 Final, as delivered, ORCONF slides. dgisselq 2780d 03h /
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
debugger.
dgisselq 2812d 05h /
187 Updated to match changed register definitions within the core. dgisselq 2812d 06h /
186 Now allows profile dumping for ELF executables. dgisselq 2812d 06h /
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2812d 06h /
184 Adjusted the illegal instruction option documentation. dgisselq 2812d 06h /
183 Cleaned up the system so that !CYC implies !STB as well. dgisselq 2812d 06h /
182 Bug fix for fast memories. This now works for memories with single cycle
latencies.
dgisselq 2812d 06h /
181 Adjusted the wishbone logic to include our wishbone simplification that if
CYC is ever low, STB must be low as well.
dgisselq 2812d 06h /
180 Cleaned up the stall logic--made it independent of whether or not we are
designed to be alternating or not.
dgisselq 2812d 06h /
179 Lots of changes, most (all?) of them to the non-pipelined core. The resulting
core is now about 100-120 LUTs smaller when not-pipelined, and yet maintains
the pipelined logic when necessary.
dgisselq 2812d 06h /
178 Rewrote the parameter controlled logic to be just that: perameter controller,
rather than depending upon generics. The result reduces our area by a couple
LUTs.
dgisselq 2812d 06h /
177 Fixed the illegal address logic to be more precise. dgisselq 2812d 06h /
176 Switched from distributed to block RAM, and adjusted the logic to help
timing closure. The resulting core will build in designs up to 200MHz in
speed.
dgisselq 2812d 06h /
175 Fixed the carry bit for logical shifts: it is the last bit shifted out of the
register. 0x80000000>>32 yields a 0 with carry set. Anything logically
shifted by a number greater than thirty two clears carry and register.
dgisselq 2812d 06h /
174 Simplified the divide to improve timing performance. dgisselq 2812d 06h /
173 Adjusted the pdfinfo field, to accommodate Google's bot. dgisselq 2812d 06h /
172 Added a test to see if the compiler properly handles a large number of
arguments. Further, the sibcall enabled compiler now correcly makes a
sibcall from the end of txreg().
dgisselq 2812d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.