OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 199

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.
dgisselq 2064d 11h /
198 Added a copyright notice. dgisselq 2065d 15h /
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 2065d 15h /
196 Updated internal documentation. dgisselq 2065d 15h /
195 Adds a new mode that can handle a delayed stall signal. dgisselq 2065d 15h /
194 Cleaned up some parameters, trying to create more consistency. dgisselq 2065d 15h /
193 These changes make it so the ALU multiplies pass a test-bench. dgisselq 2065d 15h /
192 Fixed a bug with constant alignment in the assembler. dgisselq 2065d 15h /
191 Updated toolchain, more information on the example debugger. dgisselq 2080d 18h /
190 Added the copyright statement back in. dgisselq 2082d 10h /
189 Final, as delivered, ORCONF slides. dgisselq 2082d 10h /
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
debugger.
dgisselq 2114d 13h /
187 Updated to match changed register definitions within the core. dgisselq 2114d 13h /
186 Now allows profile dumping for ELF executables. dgisselq 2114d 13h /
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2114d 13h /
184 Adjusted the illegal instruction option documentation. dgisselq 2114d 13h /
183 Cleaned up the system so that !CYC implies !STB as well. dgisselq 2114d 13h /
182 Bug fix for fast memories. This now works for memories with single cycle
latencies.
dgisselq 2114d 13h /
181 Adjusted the wishbone logic to include our wishbone simplification that if
CYC is ever low, STB must be low as well.
dgisselq 2114d 13h /
180 Cleaned up the stall logic--made it independent of whether or not we are
designed to be alternating or not.
dgisselq 2114d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.