OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 204

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
204 Added the two simulators back into the SVN repository dgisselq 2621d 15h /
203 Removed the (now unused) old GCC compiler, v5.3.0 dgisselq 2621d 15h /
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 2621d 16h /
201 RTL files for the 8-bit capable ZipCPU. dgisselq 2621d 17h /
200 Lots of GCC bugs fixed, some new features added, longs should work now. The
build scripts have also been updated and simplified.		 dgisselq 2721d 00h /
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.		 dgisselq 2746d 13h /
198 Added a copyright notice. dgisselq 2747d 17h /
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 2747d 17h /
196 Updated internal documentation. dgisselq 2747d 17h /
195 Adds a new mode that can handle a delayed stall signal. dgisselq 2747d 17h /
194 Cleaned up some parameters, trying to create more consistency. dgisselq 2747d 17h /
193 These changes make it so the ALU multiplies pass a test-bench. dgisselq 2747d 17h /
192 Fixed a bug with constant alignment in the assembler. dgisselq 2747d 17h /
191 Updated toolchain, more information on the example debugger. dgisselq 2762d 20h /
190 Added the copyright statement back in. dgisselq 2764d 12h /
189 Final, as delivered, ORCONF slides. dgisselq 2764d 12h /
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
debugger.		 dgisselq 2796d 14h /
187 Updated to match changed register definitions within the core. dgisselq 2796d 15h /
186 Now allows profile dumping for ELF executables. dgisselq 2796d 15h /
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2796d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.