Subversion Repositories zipcpu

[/] [zipcpu/] - Rev 165


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
165 Added a test to make certain that the arithmetic right shift was properly
propagating the high order bit. (The test works under verilator, but didn't
initially work in Xilinx -- thus a difference between the two.)
dgisselq 2327d 04h /zipcpu/
164 Updated with inputs from Hellwig Geisse regarding the details of the ECO32
dgisselq 2335d 06h /zipcpu/
163 Trimmed OR1K instruction set down from 219 instructions, to the minimum number
of 48. Thanks to Olof for helping identify the minimal set!
dgisselq 2343d 08h /zipcpu/
162 Noted 64-bit integers are by extension, as are vector instructions. dgisselq 2343d 08h /zipcpu/
161 Initial version of the ORConf slides, showing only the initial CPU survey. dgisselq 2343d 09h /zipcpu/
160 Logic updates, and bug fix corrections to bring this in line with the current
XuLA2-LX25 SoC version. (i.e., the XuLA version was debugged and improved,
this update pushes those improvements to the mainline.)
dgisselq 2358d 20h /zipcpu/
159 Now supports building a simulator that can load ELF files, such as GCC and/or
binutils will produce.
dgisselq 2358d 20h /zipcpu/
158 Now automatically builds the toolchain by default. dgisselq 2358d 20h /zipcpu/
157 Added the divide unit to the list of ZipCPU dependencies. dgisselq 2358d 20h /zipcpu/
156 Fixed a compiler warning for an unused result. dgisselq 2358d 20h /zipcpu/
155 Improved debug trace quality, for finding bugs after the fact. dgisselq 2358d 20h /zipcpu/
154 Added timing checks on the busy and valid signals: either one of the two is
valid, or the whole is idle.
dgisselq 2358d 20h /zipcpu/
153 Adds internal link functionality to the specification document format. dgisselq 2358d 20h /zipcpu/
152 Updated to match the new/updated multiply instructions. Of course, this is
still hand optimized and not compiled--so it's not really a true and proper
test (yet), but ... it's what I have.
dgisselq 2391d 18h /zipcpu/
151 Minor formatting change. dgisselq 2391d 18h /zipcpu/
150 Minor changes. dgisselq 2391d 18h /zipcpu/
149 Updated the Makefile documentation and the all target. dgisselq 2391d 18h /zipcpu/
148 Minor changes to get LONG_MPY working, and adjust the documentation. dgisselq 2391d 18h /zipcpu/
147 Cleans up div_tb a bit, causing it to write SUCCESS out if successful and
abort if not.
dgisselq 2391d 18h /zipcpu/
146 Fixes a problem where the assembler complained the compiler was trying to
move .org backwards. This is now fixed.
dgisselq 2391d 19h /zipcpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.