OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 Removed the (now unused) old GCC compiler, v5.3.0 dgisselq 2387d 05h /zipcpu/
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 2387d 06h /zipcpu/
201 RTL files for the 8-bit capable ZipCPU. dgisselq 2387d 07h /zipcpu/
200 Lots of GCC bugs fixed, some new features added, longs should work now. The
build scripts have also been updated and simplified.		 dgisselq 2486d 14h /zipcpu/
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.		 dgisselq 2512d 03h /zipcpu/
198 Added a copyright notice. dgisselq 2513d 07h /zipcpu/
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 2513d 07h /zipcpu/
196 Updated internal documentation. dgisselq 2513d 07h /zipcpu/
195 Adds a new mode that can handle a delayed stall signal. dgisselq 2513d 07h /zipcpu/
194 Cleaned up some parameters, trying to create more consistency. dgisselq 2513d 07h /zipcpu/
193 These changes make it so the ALU multiplies pass a test-bench. dgisselq 2513d 07h /zipcpu/
192 Fixed a bug with constant alignment in the assembler. dgisselq 2513d 07h /zipcpu/
191 Updated toolchain, more information on the example debugger. dgisselq 2528d 10h /zipcpu/
190 Added the copyright statement back in. dgisselq 2530d 02h /zipcpu/
189 Final, as delivered, ORCONF slides. dgisselq 2530d 02h /zipcpu/
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
debugger.		 dgisselq 2562d 04h /zipcpu/
187 Updated to match changed register definitions within the core. dgisselq 2562d 05h /zipcpu/
186 Now allows profile dumping for ELF executables. dgisselq 2562d 05h /zipcpu/
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2562d 05h /zipcpu/
184 Adjusted the illegal instruction option documentation. dgisselq 2562d 05h /zipcpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.