OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
203 Removed the (now unused) old GCC compiler, v5.3.0 dgisselq 3025d 03h /zipcpu/
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 3025d 04h /zipcpu/
201 RTL files for the 8-bit capable ZipCPU. dgisselq 3025d 05h /zipcpu/
200 Lots of GCC bugs fixed, some new features added, longs should work now. The
build scripts have also been updated and simplified.		 dgisselq 3124d 11h /zipcpu/
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.		 dgisselq 3150d 00h /zipcpu/
198 Added a copyright notice. dgisselq 3151d 05h /zipcpu/
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 3151d 05h /zipcpu/
196 Updated internal documentation. dgisselq 3151d 05h /zipcpu/
195 Adds a new mode that can handle a delayed stall signal. dgisselq 3151d 05h /zipcpu/
194 Cleaned up some parameters, trying to create more consistency. dgisselq 3151d 05h /zipcpu/
193 These changes make it so the ALU multiplies pass a test-bench. dgisselq 3151d 05h /zipcpu/
192 Fixed a bug with constant alignment in the assembler. dgisselq 3151d 05h /zipcpu/
191 Updated toolchain, more information on the example debugger. dgisselq 3166d 08h /zipcpu/
190 Added the copyright statement back in. dgisselq 3168d 00h /zipcpu/
189 Final, as delivered, ORCONF slides. dgisselq 3168d 00h /zipcpu/
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
debugger.		 dgisselq 3200d 02h /zipcpu/
187 Updated to match changed register definitions within the core. dgisselq 3200d 02h /zipcpu/
186 Now allows profile dumping for ELF executables. dgisselq 3200d 02h /zipcpu/
185 Now includes the proper flags for building with ELF executable file support. dgisselq 3200d 02h /zipcpu/
184 Adjusted the illegal instruction option documentation. dgisselq 3200d 03h /zipcpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.