OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] - Rev 66

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 A series of updates associated with getting Dhrystone to work. Includes
updates to getting multiple files to link/work together within the assembler,
as well as getting quoted quotations to work in the lexer, and better
include file support in the preprocessor.
dgisselq 3138d 23h /zipcpu/trunk/
45 Library routines for 32-bit multiply and divide, both signed and unsigned. dgisselq 3138d 23h /zipcpu/trunk/
44 ?? dgisselq 3138d 23h /zipcpu/trunk/
43 Minor edits to the C++ testbench. dgisselq 3138d 23h /zipcpu/trunk/
42 Oops -- forgot to add the stack. dgisselq 3138d 23h /zipcpu/trunk/
41 Assembly file for the Dhrystone benchmark added. dgisselq 3138d 23h /zipcpu/trunk/
40 Quick update, updates the assembly for the new version of the assembler. dgisselq 3138d 23h /zipcpu/trunk/
39 Here's the documentation update to support the pipelined read/writes of
the bus from the CPU, as well as the test file that proved they worked.
dgisselq 3142d 02h /zipcpu/trunk/
38 A couple of quick updates:

- The Zip CPU now supports pipelined memory access at one clock per
instruction (assuming all the instructions are in the cache)
- There is now a 'zipbones' module to build a Zip System without peripherals.
Any peripherals would then need to be external to the CPU.
- Some bug fixes.

Documentation changes coming shortly.
dgisselq 3142d 04h /zipcpu/trunk/
37 Fixed some minor spelling errors. dgisselq 3150d 19h /zipcpu/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.