OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] - Rev 120

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 This version works on an FPGA!!!

(Or at least the wdt.S program passes ...)
dgisselq 3361d 14h /zipcpu/trunk/bench/
10 Here's the watchdog timer code, as well as some pictures of the register
set.
dgisselq 3362d 03h /zipcpu/trunk/bench/
9 This checkin is the result of a watchdog timer test, and everything it took
to get the watchdog timer working. The timer function was simplified,
although it now uses a touch more resources--being able to count down 31
bits instead of 30. The parser was modified, since it couldn't handle
storing to register plus offsets like it was supposed to be able to. The
testbench, zippy_tb, was modified to accept an assembled machine code file
such as I might place on a board to test it.

Lots of work to get it working.

Looking at the files below, it looks like I'll need a second check in to check
in the watchdog timer test itself.
dgisselq 3362d 03h /zipcpu/trunk/bench/
8 Fixed the rotate left instruction to work in the zasm parser, and to be
properly referenced in the simulator. The instruction set documentation was
also adjusted to reflect what the CPU actually does.
dgisselq 3362d 10h /zipcpu/trunk/bench/
4 dgisselq 3362d 11h /zipcpu/trunk/bench/
2 An initial load. No promises of what works or not, but this is where the
project is at.
dgisselq 3363d 04h /zipcpu/trunk/bench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.