OpenCores

URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] - Rev 170

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
58	Added a rudimentary profiling support to the simulator.	dgisselq	3109d 21h	/zipcpu/trunk/bench/
57	Some bug fixes to the dhrystone benchmark, and some compile time defines for the test bench processor. Of the most important note is the fix to detect lockups on the debug/wishbone bus--that has been a real help in getting the ZipCPU installed and the debugger working on the various boards I'm working with. (i.e., it's helped me find and figure out why/when things haven't worked) Of other note is the new 'G' key in the testbench code, to cause the test bench to run without user interaction until the next keystroke. This is very valuable in long programs, as it makes getting to/from breakpoints easier (i.e. you don't have to wait as long, hit 'G', breathe, hit 'space' and you're there).	dgisselq	3119d 23h	/zipcpu/trunk/bench/
50	Dhrystone benchmark updates--added the copyright notice. (Oops!)	dgisselq	3129d 15h	/zipcpu/trunk/bench/
43	Minor edits to the C++ testbench.	dgisselq	3129d 15h	/zipcpu/trunk/bench/
42	Oops -- forgot to add the stack.	dgisselq	3129d 15h	/zipcpu/trunk/bench/
41	Assembly file for the Dhrystone benchmark added.	dgisselq	3129d 15h	/zipcpu/trunk/bench/
40	Quick update, updates the assembly for the new version of the assembler.	dgisselq	3129d 15h	/zipcpu/trunk/bench/
39	Here's the documentation update to support the pipelined read/writes of the bus from the CPU, as well as the test file that proved they worked.	dgisselq	3132d 18h	/zipcpu/trunk/bench/
36	Lots of changes to increase processing speed and remove pipeline stalls. Removed the useless flash cache, replacing it with a proper DMA controller. "make test" in the main directory now runs a test program in Verilator and reports on the results.	dgisselq	3141d 23h	/zipcpu/trunk/bench/
34	Bunches of changes, although very little changed with the core itself. Regarding the core, some bugs were fixed within zipcpu.v (the CPU part of the core), so that the debugger can change the program counter. The debugger can now halt the CPU and then view, examine, and modify registers to include the program counter, although live changes to the CC register have not been tested. There was also a bug in the stall handling of the wishbone bus delay line. This has now been fixed. Moving outwards to the system, some parameters have been added to zipsystem to make it more configurable for whatever environment you might wish to place it within. Other minor clean ups have taken place, mostly to the internal documentation. Lots of changes, though, to the assembler. The big one is the implementation of #define macros, C style. Several buggy macros were in sys.i. These have been fixed. The Makefile has been adjusted so that the build of test.S, which depends upon sys.i, is now properly dependent upon sys.i for make purposes. Further, not only will zpp, the assembler preprocessor, handle #define macros, it will also recursive #defines. The assembler expression evaluator has also been updated to properly handle both operator precedence, as well as modulo arithmetic. The master system test file, test.S, found in the sw/zasm directory has been updated to reflect these new capabilities. (I really need to move it to the bench/asm directory, so you may expect that change sometime later.)	dgisselq	3167d 18h	/zipcpu/trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.