OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] - Rev 209

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
209 8b bytes, + formal verification throughout + dcache dgisselq 1198d 19h /zipcpu/trunk/bench/
204 Added the two simulators back into the SVN repository dgisselq 1938d 03h /zipcpu/trunk/bench/
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 1938d 03h /zipcpu/trunk/bench/
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 2064d 04h /zipcpu/trunk/bench/
187 Updated to match changed register definitions within the core. dgisselq 2113d 02h /zipcpu/trunk/bench/
186 Now allows profile dumping for ELF executables. dgisselq 2113d 02h /zipcpu/trunk/bench/
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2113d 02h /zipcpu/trunk/bench/
172 Added a test to see if the compiler properly handles a large number of
arguments. Further, the sibcall enabled compiler now correcly makes a
sibcall from the end of txreg().
dgisselq 2113d 03h /zipcpu/trunk/bench/
168 An updated version of the intensive CPU test. This one runs from C, and
requires a UART port and a PIC, but can run quite successfully on multiple
SoCs that have been built with the ZipCPU internal to them.
dgisselq 2174d 02h /zipcpu/trunk/bench/
159 Now supports building a simulator that can load ELF files, such as GCC and/or
binutils will produce.
dgisselq 2205d 22h /zipcpu/trunk/bench/
155 Improved debug trace quality, for finding bugs after the fact. dgisselq 2205d 22h /zipcpu/trunk/bench/
154 Added timing checks on the busy and valid signals: either one of the two is
valid, or the whole is idle.
dgisselq 2205d 22h /zipcpu/trunk/bench/
152 Updated to match the new/updated multiply instructions. Of course, this is
still hand optimized and not compiled--so it's not really a true and proper
test (yet), but ... it's what I have.
dgisselq 2238d 21h /zipcpu/trunk/bench/
151 Minor formatting change. dgisselq 2238d 21h /zipcpu/trunk/bench/
150 Minor changes. dgisselq 2238d 21h /zipcpu/trunk/bench/
149 Updated the Makefile documentation and the all target. dgisselq 2238d 21h /zipcpu/trunk/bench/
148 Minor changes to get LONG_MPY working, and adjust the documentation. dgisselq 2238d 21h /zipcpu/trunk/bench/
147 Cleans up div_tb a bit, causing it to write SUCCESS out if successful and
abort if not.
dgisselq 2238d 21h /zipcpu/trunk/bench/
140 Minor changes, but fixes build of zippy_tb.cpp. dgisselq 2242d 10h /zipcpu/trunk/bench/
134 Working updates, to keep this up to date with the RTL code. dgisselq 2259d 22h /zipcpu/trunk/bench/
105 Fixed some nasty early branching bugs. Adjusted the Makefile to declare that
cpudefs.h was automatically generated from cpudefs.v, and made sure that
zipbones included the cpudefs.v so it could get the DEBUG_SCOPE define.
In addition, the test.S was updated to test long jumps, the early branching
bug we found, and all three early branching instructions: ADD #x,PC, LOC(PC),PC,
and LDI #x,PC.
dgisselq 2303d 07h /zipcpu/trunk/bench/
87 Adjusted the operator input line to reflect actual logic inputs, rather
than the registered inputs which may have been out of date. (Indeed, they
were out of date for the bug I was chasing and fixed ...)
dgisselq 2369d 23h /zipcpu/trunk/bench/
86 Removed the requirement to have the dev.scope.cpu hardware defined outside
of the Zip CPU (it was defined in another project). This was causing a bus
error in the simulator (which it should have), but taking it out fixes things
in the simulator (while removing capability from one special piece of H/W).
dgisselq 2369d 23h /zipcpu/trunk/bench/
77 First check-in: the test bench for the divide instruction. dgisselq 2375d 02h /zipcpu/trunk/bench/
76 The biggest change here was to zippy_tb, to make it more similar to the debugger
and to make it work with VLIW-type instructions.
dgisselq 2375d 02h /zipcpu/trunk/bench/
75 Modified for VLIW instructions. dgisselq 2375d 02h /zipcpu/trunk/bench/
74 Added a bunch of debugging code to the Dhrystone benchmark assembly file, as
well as two new testing assembly files.
dgisselq 2375d 02h /zipcpu/trunk/bench/
69 This implements the "new Instruction Set" architecture for the Zip CPU. It's
a massive change set, that touches just about everything but probably not
enough of everything. Please see the spec.pdf for a description of this
new architecture.
dgisselq 2381d 07h /zipcpu/trunk/bench/
58 Added a rudimentary profiling support to the simulator. dgisselq 2442d 07h /zipcpu/trunk/bench/
57 Some bug fixes to the dhrystone benchmark, and some compile time defines for
the test bench processor. Of the most important note is the fix to detect
lockups on the debug/wishbone bus--that has been a real help in getting the
ZipCPU installed and the debugger working on the various boards I'm working
with. (i.e., it's helped me find and figure out why/when things haven't worked)
Of other note is the new 'G' key in the testbench code, to cause the test
bench to run without user interaction until the next keystroke. This is
very valuable in long programs, as it makes getting to/from breakpoints
easier (i.e. you don't have to wait as long, hit 'G', breathe, hit 'space'
and you're there).
dgisselq 2452d 09h /zipcpu/trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.