OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench] - Rev 172

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 This implements the "new Instruction Set" architecture for the Zip CPU. It's
a massive change set, that touches just about everything but probably not
enough of everything. Please see the spec.pdf for a description of this
new architecture.		 dgisselq 3048d 23h /zipcpu/trunk/bench
58 Added a rudimentary profiling support to the simulator. dgisselq 3110d 00h /zipcpu/trunk/bench
57 Some bug fixes to the dhrystone benchmark, and some compile time defines for
the test bench processor. Of the most important note is the fix to detect
lockups on the debug/wishbone bus--that has been a real help in getting the
ZipCPU installed and the debugger working on the various boards I'm working
with. (i.e., it's helped me find and figure out why/when things haven't worked)
Of other note is the new 'G' key in the testbench code, to cause the test
bench to run without user interaction until the next keystroke. This is
very valuable in long programs, as it makes getting to/from breakpoints
easier (i.e. you don't have to wait as long, hit 'G', breathe, hit 'space'
and you're there).		 dgisselq 3120d 01h /zipcpu/trunk/bench
50 Dhrystone benchmark updates--added the copyright notice. (Oops!) dgisselq 3129d 17h /zipcpu/trunk/bench
43 Minor edits to the C++ testbench. dgisselq 3129d 17h /zipcpu/trunk/bench
42 Oops -- forgot to add the stack. dgisselq 3129d 17h /zipcpu/trunk/bench
41 Assembly file for the Dhrystone benchmark added. dgisselq 3129d 17h /zipcpu/trunk/bench
40 Quick update, updates the assembly for the new version of the assembler. dgisselq 3129d 17h /zipcpu/trunk/bench
39 Here's the documentation update to support the pipelined read/writes of
the bus from the CPU, as well as the test file that proved they worked.		 dgisselq 3132d 20h /zipcpu/trunk/bench
36 *Lots* of changes to increase processing speed and remove pipeline stalls.

Removed the useless flash cache, replacing it with a proper DMA controller.

"make test" in the main directory now runs a test program in Verilator and
reports on the results.		 dgisselq 3142d 02h /zipcpu/trunk/bench

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.