OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [doc/] - Rev 209

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
209 8b bytes, + formal verification throughout + dcache dgisselq 1419d 21h /zipcpu/trunk/doc
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 2159d 05h /zipcpu/trunk/doc
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.
dgisselq 2284d 01h /zipcpu/trunk/doc
190 Added the copyright statement back in. dgisselq 2302d 01h /zipcpu/trunk/doc
189 Final, as delivered, ORCONF slides. dgisselq 2302d 01h /zipcpu/trunk/doc
173 Adjusted the pdfinfo field, to accommodate Google's bot. dgisselq 2334d 04h /zipcpu/trunk/doc
170 Minor updates to the orconf.pdf pre-conference slide. (Added the 'to be
revealed' line.
dgisselq 2346d 04h /zipcpu/trunk/doc
169 Added details of LM32 to the (pre) ORConf survey slide in trunk/doc. dgisselq 2382d 04h /zipcpu/trunk/doc
167 Updated the spec to reflect changes in the CC register: the user break
flag, and the ability to command a clearing of the instruction cache.
dgisselq 2395d 04h /zipcpu/trunk/doc
164 Updated with inputs from Hellwig Geisse regarding the details of the ECO32
CPU.
dgisselq 2403d 10h /zipcpu/trunk/doc
163 Trimmed OR1K instruction set down from 219 instructions, to the minimum number
of 48. Thanks to Olof for helping identify the minimal set!
dgisselq 2411d 12h /zipcpu/trunk/doc
162 Noted 64-bit integers are by extension, as are vector instructions. dgisselq 2411d 12h /zipcpu/trunk/doc
161 Initial version of the ORConf slides, showing only the initial CPU survey. dgisselq 2411d 12h /zipcpu/trunk/doc
153 Adds internal link functionality to the specification document format. dgisselq 2427d 00h /zipcpu/trunk/doc
139 Changes necessary to document the changed instruction set: LDIHI became MPY,
and MPYU and MPYS became MPYUHI and MPYSHI respectively. See the specification
for more details.
dgisselq 2466d 09h /zipcpu/trunk/doc
107 Adding a missing file. dgisselq 2519d 01h /zipcpu/trunk/doc
106 Updated to allow building without the sources for the graphics used in the
document.
dgisselq 2519d 05h /zipcpu/trunk/doc
92 Adjustments made to match the simplified early branching. dgisselq 2565d 02h /zipcpu/trunk/doc
85 Minor update/correction to operand B definition. dgisselq 2591d 00h /zipcpu/trunk/doc
79 Adjusted the opcodes for NOOP, BREAK, and LOCK. dgisselq 2595d 04h /zipcpu/trunk/doc

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.