OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [doc/] [gfx/] - Rev 209

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
209 8b bytes, + formal verification throughout + dcache dgisselq 1889d 08h /zipcpu/trunk/doc/gfx/
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 2628d 16h /zipcpu/trunk/doc/gfx/
107 Adding a missing file. dgisselq 2988d 13h /zipcpu/trunk/doc/gfx/
72 Some updated graphics, now containing images of the CPU that include the
divide and (currently non-existant) floating point unit.
dgisselq 3065d 15h /zipcpu/trunk/doc/gfx/
69 This implements the "new Instruction Set" architecture for the Zip CPU. It's
a massive change set, that touches just about everything but probably not
enough of everything. Please see the spec.pdf for a description of this
new architecture.
dgisselq 3071d 19h /zipcpu/trunk/doc/gfx/
67 Includes timing diagrams in support of a very descriptive specification section. dgisselq 3106d 20h /zipcpu/trunk/doc/gfx/
49 Final set of changes finishing the Dhrystone package. Dhrystone, as
implemented by hand in assembly, now works.
dgisselq 3152d 13h /zipcpu/trunk/doc/gfx/
47 Added some new graphics, includes the file for the Zip Bones system. dgisselq 3152d 13h /zipcpu/trunk/doc/gfx/
36 *Lots* of changes to increase processing speed and remove pipeline stalls.

Removed the useless flash cache, replacing it with a proper DMA controller.

"make test" in the main directory now runs a test program in Verilator and
reports on the results.
dgisselq 3164d 22h /zipcpu/trunk/doc/gfx/
35 I updated the system diagram to reflect the new version that has a direct
memory access controller, rather than the (useless) manual cache.
dgisselq 3181d 13h /zipcpu/trunk/doc/gfx/
10 Here's the watchdog timer code, as well as some pictures of the register
set.
dgisselq 3219d 13h /zipcpu/trunk/doc/gfx/
8 Fixed the rotate left instruction to work in the zasm parser, and to be
properly referenced in the simulator. The instruction set documentation was
also adjusted to reflect what the CPU actually does.
dgisselq 3219d 19h /zipcpu/trunk/doc/gfx/
6 Trying to move iset.html from gfx directory. dgisselq 3219d 20h /zipcpu/trunk/doc/gfx/
5 Updated colors in the graphics. dgisselq 3219d 20h /zipcpu/trunk/doc/gfx/
2 An initial load. No promises of what works or not, but this is where the
project is at.
dgisselq 3220d 14h /zipcpu/trunk/doc/gfx/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.