Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [peripherals/] [zipcounter.v] - Rev 209


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
209 8b bytes, + formal verification throughout + dcache dgisselq 1156d 17h /zipcpu/trunk/rtl/peripherals/zipcounter.v
201 RTL files for the 8-bit capable ZipCPU. dgisselq 1896d 02h /zipcpu/trunk/rtl/peripherals/zipcounter.v
181 Adjusted the wishbone logic to include our wishbone simplification that if
CYC is ever low, STB must be low as well.
dgisselq 2071d 00h /zipcpu/trunk/rtl/peripherals/zipcounter.v
160 Logic updates, and bug fix corrections to bring this in line with the current
XuLA2-LX25 SoC version. (i.e., the XuLA version was debugged and improved,
this update pushes those improvements to the mainline.)
dgisselq 2163d 20h /zipcpu/trunk/rtl/peripherals/zipcounter.v
69 This implements the "new Instruction Set" architecture for the Zip CPU. It's
a massive change set, that touches just about everything but probably not
enough of everything. Please see the spec.pdf for a description of this
new architecture.
dgisselq 2339d 04h /zipcpu/trunk/rtl/peripherals/zipcounter.v
2 An initial load. No promises of what works or not, but this is where the
project is at.
dgisselq 2487d 23h /zipcpu/trunk/rtl/peripherals/zipcounter.v

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.