Subversion Repositories zipcpu

[/] [zipcpu] - Rev 204


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
204 Added the two simulators back into the SVN repository dgisselq 2694d 16h /zipcpu
203 Removed the (now unused) old GCC compiler, v5.3.0 dgisselq 2694d 16h /zipcpu
202 Additional ZipCPU changes associated w 8b upgrade dgisselq 2694d 17h /zipcpu
201 RTL files for the 8-bit capable ZipCPU. dgisselq 2694d 18h /zipcpu
200 Lots of GCC bugs fixed, some new features added, longs should work now. The
build scripts have also been updated and simplified.
dgisselq 2794d 01h /zipcpu
199 Massive specification rewrite, brings it up to date with the current ZipCPU
state. This does not reflect any major change to the CPU.
dgisselq 2819d 14h /zipcpu
198 Added a copyright notice. dgisselq 2820d 18h /zipcpu
197 Added a new multiply testbench. Other changes were necessary to follow. dgisselq 2820d 18h /zipcpu
196 Updated internal documentation. dgisselq 2820d 18h /zipcpu
195 Adds a new mode that can handle a delayed stall signal. dgisselq 2820d 18h /zipcpu
194 Cleaned up some parameters, trying to create more consistency. dgisselq 2820d 18h /zipcpu
193 These changes make it so the ALU multiplies pass a test-bench. dgisselq 2820d 18h /zipcpu
192 Fixed a bug with constant alignment in the assembler. dgisselq 2820d 18h /zipcpu
191 Updated toolchain, more information on the example debugger. dgisselq 2835d 21h /zipcpu
190 Added the copyright statement back in. dgisselq 2837d 13h /zipcpu
189 Final, as delivered, ORCONF slides. dgisselq 2837d 13h /zipcpu
188 Adjusted the opcodes to match the binutils port: added RTN instructions, and
allowed BREAK instructions to include an immediate--to be interpreted by the
dgisselq 2869d 15h /zipcpu
187 Updated to match changed register definitions within the core. dgisselq 2869d 16h /zipcpu
186 Now allows profile dumping for ELF executables. dgisselq 2869d 16h /zipcpu
185 Now includes the proper flags for building with ELF executable file support. dgisselq 2869d 16h /zipcpu

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.