OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] - Rev 173

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
173 Adjusted the pdfinfo field, to accommodate Google's bot. dgisselq 2781d 17h /
172 Added a test to see if the compiler properly handles a large number of
arguments. Further, the sibcall enabled compiler now correcly makes a
sibcall from the end of txreg().
dgisselq 2781d 17h /
171 This fixes the problem whereby the ZipCPU didn't properly access more than
5 word-sized function parameters.
dgisselq 2783d 22h /
170 Minor updates to the orconf.pdf pre-conference slide. (Added the 'to be
revealed' line.
dgisselq 2793d 16h /
169 Added details of LM32 to the (pre) ORConf survey slide in trunk/doc. dgisselq 2829d 16h /
168 An updated version of the intensive CPU test. This one runs from C, and
requires a UART port and a PIC, but can run quite successfully on multiple
SoCs that have been built with the ZipCPU internal to them.
dgisselq 2842d 16h /
167 Updated the spec to reflect changes in the CC register: the user break
flag, and the ability to command a clearing of the instruction cache.
dgisselq 2842d 16h /
166 Bugfix version. This fixes a problem whereby function addresses with offsets
were not properly calculated, together with properly setting up pcrelative
offsets when using the move function together with a label.
dgisselq 2842d 20h /
165 Added a test to make certain that the arithmetic right shift was properly
propagating the high order bit. (The test works under verilator, but didn't
initially work in Xilinx -- thus a difference between the two.)
dgisselq 2842d 20h /
164 Updated with inputs from Hellwig Geisse regarding the details of the ECO32
CPU.
dgisselq 2850d 22h /
163 Trimmed OR1K instruction set down from 219 instructions, to the minimum number
of 48. Thanks to Olof for helping identify the minimal set!
dgisselq 2859d 00h /
162 Noted 64-bit integers are by extension, as are vector instructions. dgisselq 2859d 01h /
161 Initial version of the ORConf slides, showing only the initial CPU survey. dgisselq 2859d 01h /
160 Logic updates, and bug fix corrections to bring this in line with the current
XuLA2-LX25 SoC version. (i.e., the XuLA version was debugged and improved,
this update pushes those improvements to the mainline.)
dgisselq 2874d 12h /
159 Now supports building a simulator that can load ELF files, such as GCC and/or
binutils will produce.
dgisselq 2874d 12h /
158 Now automatically builds the toolchain by default. dgisselq 2874d 12h /
157 Added the divide unit to the list of ZipCPU dependencies. dgisselq 2874d 12h /
156 Fixed a compiler warning for an unused result. dgisselq 2874d 12h /
155 Improved debug trace quality, for finding bugs after the fact. dgisselq 2874d 12h /
154 Added timing checks on the busy and valid signals: either one of the two is
valid, or the whole is idle.
dgisselq 2874d 12h /
153 Adds internal link functionality to the specification document format. dgisselq 2874d 12h /
152 Updated to match the new/updated multiply instructions. Of course, this is
still hand optimized and not compiled--so it's not really a true and proper
test (yet), but ... it's what I have.
dgisselq 2907d 10h /
151 Minor formatting change. dgisselq 2907d 11h /
150 Minor changes. dgisselq 2907d 11h /
149 Updated the Makefile documentation and the all target. dgisselq 2907d 11h /
148 Minor changes to get LONG_MPY working, and adjust the documentation. dgisselq 2907d 11h /
147 Cleans up div_tb a bit, causing it to write SUCCESS out if successful and
abort if not.
dgisselq 2907d 11h /
146 Fixes a problem where the assembler complained the compiler was trying to
move .org backwards. This is now fixed.
dgisselq 2907d 11h /
145 This fixes the pipelined memory problem that was introduced a while back to
fix ... pipelined memory conflicts. This appears to maintain the success
of the fix, while recovering the pipeline memory performance that was had
before.
dgisselq 2907d 11h /
144 Makes the auto-reload capability a configuration option, and fills out the
reset so that it is properly implemented.
dgisselq 2907d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.