OpenCores
URL https://opencores.org/ocsvn/zpu/zpu/trunk

Subversion Repositories zpu

[/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 improved instructions on creating a patch oharboe 5744d 20h /
70 2008-08-25 Salvador Eduardo Tropea <salvador@inti.gov.ar>
* Fix typo in zpu_arch.html w.r.t. ZPU UART/Debug channel
oharboe 5744d 20h /
69 more doc work in progress oharboe 5747d 18h /
68 added uart section oharboe 5748d 01h /
67 more docs merged into the big doc oharboe 5748d 16h /
66 added some notes on speeding up the ZPU oharboe 5748d 16h /
65 merging in some docs to zpu_arch.html oharboe 5748d 17h /
64 wip oharboe 5751d 22h /
63 very early work. oharboe 5752d 01h /
62 * duplicated crt0.s and some other stuff from libgloss into
sw/startup. This makes it easier to tinker w/startup code.
oharboe 5752d 02h /
61 wip oharboe 5752d 06h /
60 wip oharboe 5754d 06h /
59 pdf versions oharboe 5754d 17h /
58 some more docs. oharboe 5754d 17h /
57 a few words about zpu_core.vhd and zpu_core_small.vhd oharboe 5754d 17h /
56 added FreeBSD license. Finally. oharboe 5754d 18h /
55 tips for rolling your own ZPU oharboe 5754d 18h /
54 some ideas. oharboe 5754d 19h /
53 marked unused instruction opcodes as OpCode_NAx oharboe 5755d 03h /
52 deleted reference to ic300 dating back to ZY2000 implementation. oharboe 5758d 00h /
51 2008-08-08 Salvador E. Tropea
* zpu/hdl/zpu4/core/histogram.perl - generate opcode histogram from
HDL simulation output
oharboe 5762d 02h /
50 link to zpu_arch.html oharboe 5762d 02h /
49 added link. oharboe 5762d 02h /
48 add missing defs. oharboe 5763d 00h /
47 added basic docs on emulated instructions. oharboe 5763d 02h /
46 * do not enable interrupts for simzpu_small.do. hello world
does not have an interrupt handler, so this caused a BREAK
instruction to be executed.
oharboe 5806d 08h /
45 * zpu_config.vhd: Fixed startSp calculation (address in bytes not words) oharboe 5812d 19h /
44 Miguel Freitas <mfreitas@gmail.com>
log.txt and trace.txt currently on cvs were produced by interrupt.vhd.
this patch will build example_ghdl with interrupt.vhd by default so
user can compare results. adds a note about what user needs to edit to
simulate helloworld.vhd without interrupts.
oharboe 5812d 19h /
43 take 2 oharboe 5812d 20h /
42 I'm also attaching another patch which removes unisim/roc dependency
(it was used just to pulse the areset) and fixes paths for building
the ghdl examples out of the box. I guess this is the easiest way to
get zpu running on linux with minimum effort.

You should check if the areset change doesn't break modelsim. It feels
much simpler this way and seems to work the same, i might be missing
something.
oharboe 5812d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.