OpenCores

URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 121

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

Rev 121, 2004-01-22 13:58:53 GMT
Author: mohor
Log message:
Port signals are all set to zero after reset.

Path
/trunk/bench/verilog/dbg_tb.v
/trunk/rtl/verilog/dbg_cpu.v
/trunk/rtl/verilog/dbg_wb.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.