OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 41

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 41, 2007-01-12 23:13:41 GMT
  • Author: jlechner
  • Log message:
    Modified input signals for register locking:
    Since id-stage and write-back-stage may have to lock or unlock two registers in one cycle
    there are now seperate locking and unlocking adress inputs (two ports for locking/ two for unlocking).

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.