OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] - Rev 21

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 21, 2013-09-15 07:42:11 GMT
  • Author: robfinch
  • Log message:
    - config processor mode on reset
    - D flag flags extended precision for add/sub
    - added software interrupt call facility
    - unimplmented opcode vectoring
    - bus error signal support
    - merge load states to reduce core size
    - zero out ir during interrupt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.