OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] - Rev 16

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 16, 2007-03-26 12:24:36 GMT
  • Author: fafa1971
  • Log message:
    Added the 3 new defines to make the design:
    - synthesizable for FPGA
    - single-threaded
    - without the cryptographic SPU unit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.