OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 61

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 61, 2010-09-29 03:28:54 GMT
  • Author: jt_eaton
  • Log message:
    now generate dut files for coverage
    removed use of lndir
Path
/socgen/trunk/bench/verilog/TestBench.cov
/socgen/trunk/projects/logic/ip/disp_io/sim/cov/disp_io/dut
/socgen/trunk/projects/logic/ip/disp_io/sim/cov/disp_io/TB.defs
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/cov/flash_memcontrl/dut
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/cov/flash_memcontrl/TB.defs
/socgen/trunk/projects/logic/ip/io_module/rtl/xml/io_module.xml
/socgen/trunk/projects/logic/ip/io_module/rtl/xml/io_module_mouse.xml
/socgen/trunk/projects/logic/ip/io_module/sim/cov/io_module/dut
/socgen/trunk/projects/logic/ip/io_module/sim/cov/io_module/TB.defs
/socgen/trunk/projects/logic/ip/io_module/sim/cov/io_module_mouse/dut
/socgen/trunk/projects/logic/ip/io_module/sim/cov/io_module_mouse/TB.defs
/socgen/trunk/projects/logic/ip/ps2_interface/sim/cov/ps2_interface/dut
/socgen/trunk/projects/logic/ip/ps2_interface/sim/cov/ps2_interface/TB.defs
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/cov/serial_rcvr/dut
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/cov/serial_rcvr/TB.defs
/socgen/trunk/projects/logic/ip/uart/sim/cov/uart/dut
/socgen/trunk/projects/logic/ip/uart/sim/cov/uart/TB.defs
/socgen/trunk/projects/logic/ip/usb_epp/sim/cov/usb_epp/dut
/socgen/trunk/projects/logic/ip/usb_epp/sim/cov/usb_epp/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl/dut
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl/TB.defs
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl_600x432/dut
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/cov/vga_char_ctrl_600x432/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/xml/T6502.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/cov/T6502/dut
/socgen/trunk/projects/Mos6502/ip/T6502/sim/cov/T6502/TB.defs
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/rtl/xml/T6502_alu_logic.xml
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/cov/T6502_alu_logic/dut
/socgen/trunk/projects/Mos6502/ip/T6502_alu_logic/sim/cov/T6502_alu_logic/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/cov/mrisc/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/cov/mrisc/TB.defs
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse/dut
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse/TB.defs
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse_mrisc/dut
/socgen/trunk/projects/pic_micro/ip/soc_mouse/sim/cov/soc_mouse_mrisc/TB.defs
/socgen/trunk/tools/bin/soc_link

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.