OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] - Rev 18

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 18, 2018-02-24 06:48:20 GMT
  • Author: gdevic
  • Log message:
    Correctly latch IO RW wait request

    Fixed bug: Issuing nWAIT during IO RW was ignored (IORQ, not M1)
    Taping into a correct point of IORQ generator sequence train gives
    an additional signal to be OR-ed when composing a generic latch_wait

    Corrected unconnected enable line

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.