OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim/] [verilog/] - Rev 59

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 59, 2007-11-14 22:11:41 GMT
  • Author: sybreon
  • Log message:
    Added posedge/negedge bus interface.
    Modified interrupt test system.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.