OpenCores

URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [sim/] [rtl_sim/] [run/] - Rev 8

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

Rev 8, 2002-12-26 16:00:37 GMT
Author: mohor
Log message:
Testbench define file added. Clock divider register added.

Path
/trunk/bench/verilog/can_testbench.v
/trunk/bench/verilog/can_testbench_defines.v
/trunk/rtl/verilog/can_registers.v
/trunk/rtl/verilog/can_top.v
/trunk/sim/rtl_sim/run/wave.do

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.