OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 161

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 161, 2002-09-09 13:03:13 GMT
  • Author: mohor
  • Log message:
    Error acknowledge is generated when accessing BDs and RST bit in the
    MODER register (r_Rst) is set.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.