OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [chip/] - Rev 189

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 147, 2012-09-03 12:04:46 GMT
  • Author: lanttu
  • Log message:
    Updated Nios and ublaze cpu component vendors from TUT to Altera and Xilinx.
    Updated all designs usign these cpu components.
Path
/funbase_ip_library/trunk/Altera
/funbase_ip_library/trunk/Altera/ip.hwp.cpu
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/1.0
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/1.0/nios_ii_sdram.1.0.xml
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/1.0/nios_ii_sdram.swdesign.1.0.xml
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/1.0/nios_ii_sdram.swdesigncfg.1.0.xml
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/cpu_1.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/cpu_1_jtag_debug_module_sysclk.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/cpu_1_jtag_debug_module_tck.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/cpu_1_jtag_debug_module_wrapper.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/cpu_1_mult_cell.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/cpu_1_oci_test_bench.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/cpu_1_test_bench.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/hibi_pe_dma_1.vhd
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/jtag_uart_1.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/nios_ii_sdram.qip
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/nios_ii_sdram.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/onchip_memory_1.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/sdram_1.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sdram/hdl/timer_1.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/cpu_0.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/cpu_0_jtag_debug_module_sysclk.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/cpu_0_jtag_debug_module_tck.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/cpu_0_jtag_debug_module_wrapper.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/cpu_0_mult_cell.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/cpu_0_oci_test_bench.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/cpu_0_test_bench.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip/hibi_pe_dma.vhd
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip/hibi_pe_dma_hw.tcl
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip/hibi_pe_dma_sw.tcl
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip/hpd_rx_and_conf.vhd
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip/hpd_rx_packet.vhd
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip/hpd_rx_stream.vhd
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/ip/hpd_tx_control.vhd
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/jtag_uart_0.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/nios_ii_sram.qip
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/nios_ii_sram.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/onchip_memory_0.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/sram_0.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/sysid.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/hdl/timer_0.v
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/nios_ii_sram.1.0.xml
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/nios_ii_sram.swdesign.1.0.xml
/funbase_ip_library/trunk/Altera/ip.hwp.cpu/nios_ii_sram/1.0/nios_ii_sram.swdesigncfg.1.0.xml
/funbase_ip_library/trunk/TUT/board/altera_de2_board/1.0/altera_de2_board.1.0.xml
/funbase_ip_library/trunk/TUT/board/altera_de2_board/1.0/altera_de2_board.design.1.0.xml
/funbase_ip_library/trunk/TUT/board/altera_de2_board/1.0/altera_de2_board.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/board/xilinx_spartan_3e/1.0/xilinx_spartan_3e.1.0.xml
/funbase_ip_library/trunk/TUT/board/xilinx_spartan_3e/1.0/xilinx_spartan_3e.design.1.0.xml
/funbase_ip_library/trunk/TUT/board/xilinx_spartan_3e/1.0/xilinx_spartan_3e.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/chip/xilinx_spartan_xc3S500e/1.0/xilinx_spartan_xc3S500e.1.0.xml
/funbase_ip_library/trunk/TUT/chip/xilinx_spartan_xc3S500e/1.0/xilinx_spartan_xc3S500e.design.1.0.xml
/funbase_ip_library/trunk/TUT/chip/xilinx_spartan_xc3S500e/1.0/xilinx_spartan_xc3S500e.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/ip.hwp.communication/ase_mesh1/1.0/vhd/ase_mesh1.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.communication/ase_mesh1/1.0/vhd/ase_mesh1_pkt_codec.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.communication/hibi/3.0/ip_xact/hibi_segment.3.0.xml
/funbase_ip_library/trunk/TUT/ip.hwp.communication/hibi/3.0/ip_xact/hibi_segment.design.3.0.xml
/funbase_ip_library/trunk/TUT/ip.hwp.communication/hibi/3.0/ip_xact/hibi_segment.designcfg.3.0.xml
/funbase_ip_library/trunk/TUT/ip.hwp.communication/pkt_codec_mk2/1.0/vhd/address_lut.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.communication/pkt_codec_mk2/1.0/vhd/addr_gen.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.communication/pkt_codec_mk2/1.0/vhd/addr_translation.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.communication/pkt_codec_mk2/1.0/vhd/cdc.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.communication/pkt_codec_mk2/1.0/vhd/pkt_codec_mk2.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.cpu/nios_ii_sdram
/funbase_ip_library/trunk/TUT/ip.hwp.cpu/nios_ii_sram
/funbase_ip_library/trunk/TUT/ip.hwp.storage/fifos/fifo_mk2/1.0/vhd/ram_1clk.vhd
/funbase_ip_library/trunk/TUT/ip.hwp.storage/sdram_io.absDef/1.0/sdram_io.absDef.1.0.xml
/funbase_ip_library/trunk/TUT/ip.hwp.storage/sdram_io.busdef/1.0/sdram_io.busdef.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.2xnios_mjpeg.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.2xnios_mjpeg.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_acc.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_dct_acc.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_dct_acc_mjpeg.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_dct_acc_mjpeg.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_nios.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_nios_sw.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_only_mjpeg.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.pc_only_mjpeg.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.vopd.design.1.0.xml
/funbase_ip_library/trunk/TUT/product/samos_2012/1.0/samos_2012.vopd.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/soc/altera_de_II_demo/1.0/ip_xact/altera_de_II_demo.1.0.xml
/funbase_ip_library/trunk/TUT/soc/de2_samos_soc/1.0/de2_samos_soc.1.0.xml
/funbase_ip_library/trunk/TUT/soc/de2_samos_soc/1.0/de2_samos_soc.design.1.0.xml
/funbase_ip_library/trunk/TUT/soc/de2_samos_soc/1.0/de2_samos_soc.designcfg.1.0.xml
/funbase_ip_library/trunk/TUT/soc/mjpeg_de2_soc/1.0/mjpeg_de2_soc.1.0.xml
/funbase_ip_library/trunk/TUT/soc/mjpeg_de2_soc/1.0/mjpeg_de2_soc.design.1.0.xml
/funbase_ip_library/trunk/TUT/soc/mjpeg_de2_soc/1.0/mjpeg_de2_soc.designcfg.1.0.xml
/funbase_ip_library/trunk/Xilinx
/funbase_ip_library/trunk/Xilinx/ip.hwp.cpu
/funbase_ip_library/trunk/Xilinx/ip.hwp.cpu/ublaze
/funbase_ip_library/trunk/Xilinx/ip.hwp.cpu/ublaze/1.0
/funbase_ip_library/trunk/Xilinx/ip.hwp.cpu/ublaze/1.0/ublaze.1.0.xml
/funbase_ip_library/trunk/Xilinx/ip.hwp.cpu/ublaze/1.0/ublaze.swdesign.1.0.xml
/funbase_ip_library/trunk/Xilinx/ip.hwp.cpu/ublaze/1.0/ublaze.swdesigncfg.1.0.xml

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.