OpenCores
URL https://opencores.org/ocsvn/mem_ctrl/mem_ctrl/trunk

Subversion Repositories mem_ctrl

[/] [mem_ctrl/] [trunk/] [bench/] [verilog/] - Rev 10

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 10, 2001-09-02 02:29:43 GMT
  • Author: rudi
  • Log message:
    Fixed the TMS register setup to be tight and correct.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.