OpenCores

URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] - Rev 7

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

Rev 7, 2009-10-02 15:56:44 GMT
Author: rfajardo
Log message:
Some changes:
-wb_cabs removed from minsoc_top.v and minsoc_tc_top.v
-added reset polarity control to minsoc_defines.v through:
-POSITIVE_RESET
-NEGATIVE_RESET
-minsoc_onchip_ram_top.v does not use
minsoc_onchip_ram.v oe signals (output enable) anymore,
which are implemented as tristate buffers. Now
minsoc_onchip_ram_top.v has a generated MUX, which
has an arbitrary number of inputs and 1 output.
Input are the internal output of the onchip_rams,
output the wb_dat_o.

Path
/minsoc/trunk/bench/verilog/minsoc_bench_defines.v
/minsoc/trunk/rtl/verilog/minsoc_defines.v
/minsoc/trunk/rtl/verilog/minsoc_onchip_ram.v
/minsoc/trunk/rtl/verilog/minsoc_onchip_ram_top.v
/minsoc/trunk/rtl/verilog/minsoc_tc_top.v
/minsoc/trunk/rtl/verilog/minsoc_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.