OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator/] [prj/] [scripts/] - Rev 85

Rev

Directory listing | View Log | RSS feed

Last modification

  • Rev 85, 2011-09-06 15:34:18 GMT
  • Author: rfajardo
  • Log message:
    Central project definition under prj. Synthesis and simulation take their project files from here.
Path
/minsoc/trunk/backend/spartan3a_dsp_kit/configure
/minsoc/trunk/backend/spartan3e_starter_kit/configure
/minsoc/trunk/backend/spartan3e_starter_kit_eth/configure
/minsoc/trunk/backend/std/configure
/minsoc/trunk/prj
/minsoc/trunk/prj/altera
/minsoc/trunk/prj/Makefile
/minsoc/trunk/prj/scripts
/minsoc/trunk/prj/scripts/simprj.sh
/minsoc/trunk/prj/scripts/xilinxprj.sh
/minsoc/trunk/prj/scripts/xilinxxst.sh
/minsoc/trunk/prj/sim
/minsoc/trunk/prj/sim/adbg_top.src
/minsoc/trunk/prj/sim/ethmac.src
/minsoc/trunk/prj/sim/jtag_top.src
/minsoc/trunk/prj/sim/minsoc.src
/minsoc/trunk/prj/sim/minsoc_top.src
/minsoc/trunk/prj/sim/or1200_top.src
/minsoc/trunk/prj/sim/uart_top.src
/minsoc/trunk/prj/src
/minsoc/trunk/prj/src/adbg_top.prj
/minsoc/trunk/prj/src/blackboxes
/minsoc/trunk/prj/src/blackboxes/ethmac.v
/minsoc/trunk/prj/src/blackboxes/eth_top.v
/minsoc/trunk/prj/src/ethmac.prj
/minsoc/trunk/prj/src/jtag_top.prj
/minsoc/trunk/prj/src/minsoc_top.prj
/minsoc/trunk/prj/src/or1200_top.prj
/minsoc/trunk/prj/src/uart_top.prj
/minsoc/trunk/prj/xilinx
/minsoc/trunk/prj/xilinx/adbg_top.prj
/minsoc/trunk/prj/xilinx/adbg_top.xst
/minsoc/trunk/prj/xilinx/ethmac.prj
/minsoc/trunk/prj/xilinx/ethmac.xst
/minsoc/trunk/prj/xilinx/jtag_top.prj
/minsoc/trunk/prj/xilinx/jtag_top.xst
/minsoc/trunk/prj/xilinx/minsoc_top.prj
/minsoc/trunk/prj/xilinx/minsoc_top.xst
/minsoc/trunk/prj/xilinx/or1200_top.prj
/minsoc/trunk/prj/xilinx/or1200_top.xst
/minsoc/trunk/prj/xilinx/uart_top.prj
/minsoc/trunk/prj/xilinx/uart_top.xst
/minsoc/trunk/sim/bin
/minsoc/trunk/sim/modelsim/compile_design.bat
/minsoc/trunk/sim/modelsim/compile_design.sh
/minsoc/trunk/sim/run/generate_bench
/minsoc/trunk/syn/blackboxes
/minsoc/trunk/syn/buildSupport/adbg_top.prj
/minsoc/trunk/syn/buildSupport/eth_top.prj
/minsoc/trunk/syn/buildSupport/minsoc_top.prj
/minsoc/trunk/syn/buildSupport/or1200_top.prj
/minsoc/trunk/syn/buildSupport/uart_top.prj
/minsoc/trunk/syn/src
/minsoc/trunk/syn/xilinx
/minsoc/trunk/syn/xilinx/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.