OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [syn/] [xilinx/] [log/] - Rev 94

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 94, 2013-07-03 17:20:18 GMT
  • Author: JonasDC
  • Log message:
    BIG update: core now supports different clock speed for the multiplier core, so more performance is posible. currently this version is working in simulation and is being tested on hardware. Changes in this update include:
    - changed RAM and memory to support different clocks
    - new FIFO that supports dual clock (slightly modified version of generic_fifo's on OpenCores.org)
    - parameter C_FIFO_DEPTH is now replace by C_FIFO_AW (address width of the fifo pointers)
    - added logic for control signals to cross from one clock domain to another
    - updated testbenches and interfaces accordingly
    - added log of synthesis of the 2 new fifo's for Xilinx
Path
/mod_sim_exp/trunk/bench/vhdl/axi_tb.vhd
/mod_sim_exp/trunk/bench/vhdl/mod_sim_exp_core_tb.vhd
/mod_sim_exp/trunk/bench/vhdl/msec_axi_tb.vhd
/mod_sim_exp/trunk/rtl/verilog
/mod_sim_exp/trunk/rtl/verilog/generic_fifo_dc.v
/mod_sim_exp/trunk/rtl/verilog/generic_fifo_dc_gray.v
/mod_sim_exp/trunk/rtl/vhdl/core/clk_sync.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/fifo_generic.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/fifo_primitive.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/modulus_ram_asym.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/modulus_ram_gen.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_pkg.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/operand_dp.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/operand_mem.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/operand_ram.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/operand_ram_asym.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/operand_ram_gen.vhd
/mod_sim_exp/trunk/rtl/vhdl/core/pulse_cdc.vhd
/mod_sim_exp/trunk/rtl/vhdl/interface/axi/msec_ipcore_axilite.vhd
/mod_sim_exp/trunk/rtl/vhdl/interface/plb/mod_sim_exp_IPcore.vhd
/mod_sim_exp/trunk/rtl/vhdl/interface/plb/user_logic.vhd
/mod_sim_exp/trunk/rtl/vhdl/ram/dpramblock_asym.vhd
/mod_sim_exp/trunk/rtl/vhdl/ram/dpram_asym.vhd
/mod_sim_exp/trunk/rtl/vhdl/ram/dpram_generic.vhd
/mod_sim_exp/trunk/rtl/vhdl/ram/tdpramblock_asym.vhd
/mod_sim_exp/trunk/rtl/vhdl/ram/tdpram_asym.vhd
/mod_sim_exp/trunk/sim/Makefile
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_aw5_summary.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_aw5_syr.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_aw7_summary.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_aw7_syr.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_gray_aw5_summary.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_gray_aw5_syr.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_gray_aw7_summary.html
/mod_sim_exp/trunk/syn/xilinx/log/fifo/generic_fifo_dc_gray_aw7_syr.html
/mod_sim_exp/trunk/syn/xilinx/src/operands_sp.xco
/mod_sim_exp/trunk/syn/xilinx/src/operand_dp.xco

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.