OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sim/] - Rev 50

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 50, 2021-02-20 17:32:27 GMT
  • Author: zero_gravity
  • Log message:
    bump to version 1.5.1.7
    see CHANGELOG.md for more information
Path
/neorv32/trunk/.ci/hw_check.sh
/neorv32/trunk/.ci/sw_check.sh
/neorv32/trunk/CHANGELOG.md
/neorv32/trunk/docs/figures/neorv32_logo_dark.png
/neorv32/trunk/docs/figures/neorv32_logo_transparent.png
/neorv32/trunk/docs/figures/neorv32_processor.png
/neorv32/trunk/docs/figures/neorv32_test_setup.png
/neorv32/trunk/docs/NEORV32.pdf
/neorv32/trunk/LICENSE
/neorv32/trunk/README.md
/neorv32/trunk/riscv-compliance/port-neorv32/framework_v2.0/riscv-target/neorv32/device/rv32i_m/C/Makefile.include
/neorv32/trunk/riscv-compliance/port-neorv32/framework_v2.0/riscv-target/neorv32/device/rv32i_m/I/Makefile.include
/neorv32/trunk/riscv-compliance/port-neorv32/framework_v2.0/riscv-target/neorv32/device/rv32i_m/M/Makefile.include
/neorv32/trunk/riscv-compliance/port-neorv32/framework_v2.0/riscv-target/neorv32/device/rv32i_m/privilege/Makefile.include
/neorv32/trunk/riscv-compliance/port-neorv32/framework_v2.0/riscv-target/neorv32/device/rv32i_m/Zifencei/Makefile.include
/neorv32/trunk/riscv-compliance/port-neorv32/framework_v2.0/riscv-target/neorv32/model_test.h
/neorv32/trunk/rtl/core/neorv32_application_image.vhd
/neorv32/trunk/rtl/core/neorv32_bootloader_image.vhd
/neorv32/trunk/rtl/core/neorv32_cfs.vhd
/neorv32/trunk/rtl/core/neorv32_package.vhd
/neorv32/trunk/rtl/core/neorv32_spi.vhd
/neorv32/trunk/rtl/core/neorv32_sysinfo.vhd
/neorv32/trunk/rtl/core/neorv32_top.vhd
/neorv32/trunk/rtl/core/neorv32_uart.vhd
/neorv32/trunk/rtl/top_templates/neorv32_test_setup.vhd
/neorv32/trunk/rtl/top_templates/neorv32_top_axi4lite.vhd
/neorv32/trunk/rtl/top_templates/neorv32_top_stdlogic.vhd
/neorv32/trunk/sim/ghdl/ghdl_sim.sh
/neorv32/trunk/sim/neorv32_tb.vhd
/neorv32/trunk/sim/vivado/neorv32_tb_behav.wcfg
/neorv32/trunk/sw/bootloader/bootloader.c
/neorv32/trunk/sw/example/blink_led/main.c
/neorv32/trunk/sw/example/cpu_test/main.c
/neorv32/trunk/sw/example/demo_twi/main.c
/neorv32/trunk/sw/lib/include/neorv32.h
/neorv32/trunk/sw/lib/include/neorv32_uart.h
/neorv32/trunk/sw/lib/source/neorv32_rte.c
/neorv32/trunk/sw/lib/source/neorv32_uart.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.