OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [example/] [demo_xip/] - Rev 70

Rev

Directory listing | View Log | RSS feed

Last modification

  • Rev 70, 2022-01-17 03:54:49 GMT
  • Author: zero_gravity
  • Log message:
    bump to version 1.6.6
Path
/neorv32/trunk/CHANGELOG.md
/neorv32/trunk/CODE_OF_CONDUCT.md
/neorv32/trunk/docs/attrs.adoc
/neorv32/trunk/docs/datasheet/cpu.adoc
/neorv32/trunk/docs/datasheet/cpu_csr.adoc
/neorv32/trunk/docs/datasheet/overview.adoc
/neorv32/trunk/docs/datasheet/soc.adoc
/neorv32/trunk/docs/datasheet/soc_buskeeper.adoc
/neorv32/trunk/docs/datasheet/soc_dmem.adoc
/neorv32/trunk/docs/datasheet/soc_gpio.adoc
/neorv32/trunk/docs/datasheet/soc_icache.adoc
/neorv32/trunk/docs/datasheet/soc_imem.adoc
/neorv32/trunk/docs/datasheet/soc_mtime.adoc
/neorv32/trunk/docs/datasheet/soc_pwm.adoc
/neorv32/trunk/docs/datasheet/soc_spi.adoc
/neorv32/trunk/docs/datasheet/soc_sysinfo.adoc
/neorv32/trunk/docs/datasheet/soc_wishbone.adoc
/neorv32/trunk/docs/datasheet/soc_xip.adoc
/neorv32/trunk/docs/datasheet/soc_xirq.adoc
/neorv32/trunk/docs/datasheet/software.adoc
/neorv32/trunk/docs/figures/neorv32_processor.png
/neorv32/trunk/docs/impressum.md
/neorv32/trunk/docs/legal.adoc
/neorv32/trunk/docs/userguide/executable_upload.adoc
/neorv32/trunk/LICENSE
/neorv32/trunk/README.md
/neorv32/trunk/rtl/core/mem/neorv32_dmem.cyclone2.vhd
/neorv32/trunk/rtl/core/mem/neorv32_dmem.legacy.vhd
/neorv32/trunk/rtl/core/mem/neorv32_imem.cyclone2.vhd
/neorv32/trunk/rtl/core/mem/neorv32_imem.legacy.vhd
/neorv32/trunk/rtl/core/mem/README.md
/neorv32/trunk/rtl/core/neorv32_application_image.vhd
/neorv32/trunk/rtl/core/neorv32_busswitch.vhd
/neorv32/trunk/rtl/core/neorv32_bus_keeper.vhd
/neorv32/trunk/rtl/core/neorv32_cfs.vhd
/neorv32/trunk/rtl/core/neorv32_cpu.vhd
/neorv32/trunk/rtl/core/neorv32_cpu_alu.vhd
/neorv32/trunk/rtl/core/neorv32_cpu_bus.vhd
/neorv32/trunk/rtl/core/neorv32_cpu_control.vhd
/neorv32/trunk/rtl/core/neorv32_gpio.vhd
/neorv32/trunk/rtl/core/neorv32_icache.vhd
/neorv32/trunk/rtl/core/neorv32_package.vhd
/neorv32/trunk/rtl/core/neorv32_pwm.vhd
/neorv32/trunk/rtl/core/neorv32_spi.vhd
/neorv32/trunk/rtl/core/neorv32_sysinfo.vhd
/neorv32/trunk/rtl/core/neorv32_top.vhd
/neorv32/trunk/rtl/core/neorv32_wishbone.vhd
/neorv32/trunk/rtl/core/neorv32_xip.vhd
/neorv32/trunk/rtl/core/neorv32_xirq.vhd
/neorv32/trunk/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd
/neorv32/trunk/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd
/neorv32/trunk/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd
/neorv32/trunk/rtl/system_integration/neorv32_ProcessorTop_stdlogic.vhd
/neorv32/trunk/rtl/system_integration/neorv32_SystemTop_AvalonMM.vhd
/neorv32/trunk/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd
/neorv32/trunk/setups/osflow/synthesis.mk
/neorv32/trunk/setups/radiant/UPduino_v3/neorv32_upduino_v3.rdf
/neorv32/trunk/setups/radiant/UPduino_v3/neorv32_upduino_v3_top.vhd
/neorv32/trunk/sim/neorv32_tb.vhd
/neorv32/trunk/sim/run_riscv_arch_test.sh
/neorv32/trunk/sim/simple/neorv32_imem.simple.vhd
/neorv32/trunk/sim/simple/neorv32_tb.simple.vhd
/neorv32/trunk/sw/example/demo_xip
/neorv32/trunk/sw/example/demo_xip/main.c
/neorv32/trunk/sw/example/demo_xip/makefile
/neorv32/trunk/sw/example/game_of_life/main.c
/neorv32/trunk/sw/example/hardware_info
/neorv32/trunk/sw/example/hardware_info/main.c
/neorv32/trunk/sw/example/hardware_info/makefile
/neorv32/trunk/sw/example/processor_check/main.c
/neorv32/trunk/sw/example/processor_check/run_check.sh
/neorv32/trunk/sw/lib/include/neorv32.h
/neorv32/trunk/sw/lib/include/neorv32_spi.h
/neorv32/trunk/sw/lib/include/neorv32_xip.h
/neorv32/trunk/sw/lib/source/neorv32_rte.c
/neorv32/trunk/sw/lib/source/neorv32_spi.c
/neorv32/trunk/sw/lib/source/neorv32_xip.c
/neorv32/trunk/sw/svd/neorv32.svd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.