OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] [VHDL/] - Rev 240

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 240, 2020-05-06 19:22:39 GMT
  • Author: jshamlet
  • Log message:
    Simplified the vector tx/rx system to a single line. An idle detector replaces the attn_req signal.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.