OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] - Rev 486

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 251, 2010-08-26 12:28:07 GMT
  • Author: jeremybennett
  • Log message:
    Bug in register enum declaration fixed in or32. Bug with empty arguments to
    macro VEC_TA_GTY fixed.

    * config/or32/or32.h <enum reg_class>: CR_REGS removed from
    enumeration.
    * vec.h: All references to VEC_TA_GTY with an empty fourth
    argument replaced by VEC_TA_GTY_ANON with only three arguments
    <VEC_TA_GTY_ANON>: Created.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.