OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [common/] - Rev 458

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 458, 2011-01-04 05:50:24 GMT
  • Author: julius
  • Log message:
    or1ksim testsuite updates
Path
/openrisc/trunk/or1ksim/ChangeLog
/openrisc/trunk/or1ksim/cpu/common/abstract.c
/openrisc/trunk/or1ksim/cpu/or1k/opcode/or32.h
/openrisc/trunk/or1ksim/cpu/or32/or32.c
/openrisc/trunk/or1ksim/testsuite/ChangeLog
/openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg
/openrisc/trunk/or1ksim/testsuite/libsim.tests/int-edge.cfg
/openrisc/trunk/or1ksim/testsuite/libsim.tests/int-level.cfg
/openrisc/trunk/or1ksim/testsuite/libsim.tests/upcalls.cfg
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/cache.exp
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/default.cfg
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/eth.cfg
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/fp.cfg
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/int-test.exp
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/kbdtest.cfg
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/mem-test.exp
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/mmu.cfg
/openrisc/trunk/or1ksim/testsuite/or1ksim.tests/mmu.exp
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/basic.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.am
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache-asm.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache.c
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/cache.ld
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/cfg.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/default.ld
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/dhry.c
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-mc.ld
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/except-test-s.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/except-test.c
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/except.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/ext.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/flag.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/fp.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/int-test.ld
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/int-test.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.am
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.am
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.am
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.am
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/mc-ssram.c
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.am
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/mmu-asm.S
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/mmu.c
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/mul.c
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/support.c
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/tick.c
/openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/lib-upcalls.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.